CIRCUITOS DIGITALES COMPUERTAS NAND NOR PDF
PRÁCTICAS LÓGICA DIGITAL Trabajo previo: Práctica 1 b) Dibuja el circuito de las funciones mínimas obtenidas en ambos problemas utilizando solo compuertas NOR en el caso 1 y compuertas NAND para el segundo. COMPUERTAS NOT y NAND. COMPUERTAS XOR y NOR. _. CIRCUITOS INTEGRADOS DIGITALES. _. Z = (A. B). (A. B). _. Figura Circuito equivalente de una compuerta NOR. Figura La operación de una puerta NOR es análoga a la del circuito eléctrico mostrado en la fig.
| Author: | Tojanos Vudora |
| Country: | Swaziland |
| Language: | English (Spanish) |
| Genre: | Career |
| Published (Last): | 22 December 2011 |
| Pages: | 181 |
| PDF File Size: | 17.44 Mb |
| ePub File Size: | 5.52 Mb |
| ISBN: | 910-6-79170-517-7 |
| Downloads: | 13341 |
| Price: | Free* [*Free Regsitration Required] |
| Uploader: | Kigrel |
Programmable read-only memory with Three-State Outputs. Octal Bus Transceiver with Parity, Inverting Programmable read-only memory with Three-State Outputs Commpuertas to Decimal Decoder.
BCD to vigitales Decoder BCD to Binary Converter Single 2 Input NOR gate. Hex 2-input NOR Drivers. Serial-in Shift Register with Output Latches.
Decade Counter separate Divide-by-2 and Divide-by-5 sections Quad 2-Input XOR gate Dual Carry-Save Full adder. Octal Buffer with Three-State Outputs Bubble memory function timing generator Programmable read-only memory with Open Collector Outputs Fuse Programmable Identity Comparator, 12 Bit Triple 3-input AND gate.
Dual Retriggerable Precision Monostable Multivibrator Synchronous 4-bit Binary Counter with Synchronous Clear Presettable 8-bit Synchronous Down Counter Hex Delay Elements Quad 2-input OR gate G Dual 4-input NAND gate Octal Bus Transceiver with Parity, Noninverting Hex 2-input OR Drivers. Single Inverter with Open Drain Output Dual 4-Input NOR gate. Octal Buffer with Schmitt Ttrigger inputs Serial-in Shift Register with Output Latches Synchronous 4-bit Binary Counter with Asynchronous Clear Quad circyitos Multiplexer with Storage Hex Schmitt Trigger Inverter G Quad 4-to-1 Multiplexer Fuse Programmable Identity Comparator, 12 Bit.
Divide-by Counter separate Divide-by-2 and Divide-by-6 sections. Single 2-Input OR gate Divide-by Counter separate Divide-by-2 and Divide-by-6 sections Hex Inverting Buffer Synchronous no Binary Counter with Synchronous Clear. Dual 4-input NOR gate with Strobe Single Schmitt Trigger Inverter Octal Buffer with Schmitt Ttrigger inputs.
Quad 2-input Multiplexer with Storage. Dual 4 Bit Binary Counters. Synchronous Decade Rate Multiplier